Skip to content

Commit dab2697

Browse files
committed
no hwloc
1 parent 96c5a7d commit dab2697

File tree

2 files changed

+2
-4
lines changed

2 files changed

+2
-4
lines changed

Project.toml

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,12 @@
11
name = "VectorizationBase"
22
uuid = "3d5dd08c-fd9d-11e8-17fa-ed2836048c2f"
33
authors = ["Chris Elrod <elrodc@gmail.com>"]
4-
version = "0.21.32"
4+
version = "0.21.33"
55

66
[deps]
77
ArrayInterface = "4fba245c-0d91-5ea0-9b3e-6abc04ee57a9"
88
CPUSummary = "2a0fbf3d-bb9c-48f3-b0a9-814d99fd7ab9"
99
HostCPUFeatures = "3e5b6fbb-0976-4d2c-9146-d79de83f2fb0"
10-
Hwloc = "0e44f5e4-bd66-52a0-8798-143a42290a1d"
1110
IfElse = "615f187c-cbe4-4ef1-ba3b-2fcf58d6d173"
1211
LayoutPointers = "10f19ff3-798f-405d-979b-55457f8fc047"
1312
Libdl = "8f399da3-3557-5675-b5ff-fb832c97cbdb"
@@ -19,7 +18,6 @@ Static = "aedffcd0-7271-4cad-89d0-dc628f76c6d3"
1918
ArrayInterface = "3.1.2 - 3.1.23, 3.1.25, 3.2, 4, 5"
2019
CPUSummary = "0.1.1 - 0.1.8, 0.1.11"
2120
HostCPUFeatures = "0.1"
22-
Hwloc = "2.0"
2321
IfElse = "0.1"
2422
LayoutPointers = "0.1"
2523
SIMDTypes = "0.1"

src/VectorizationBase.jl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
module VectorizationBase
22

3-
import ArrayInterface, LinearAlgebra, Libdl, Hwloc, IfElse, LayoutPointers
3+
import ArrayInterface, LinearAlgebra, Libdl, IfElse, LayoutPointers
44
using ArrayInterface:
55
contiguous_axis,
66
contiguous_axis_indicator,

0 commit comments

Comments
 (0)