Skip to content

Commit 2f9fa50

Browse files
authored
Merge pull request #442 from Xilinx/matthias.fix_tiling_slice_offset
computeSliceParameters: Fix offset when m(0) != 0
2 parents 038de4e + dcbacfd commit 2f9fa50

File tree

2 files changed

+35
-1
lines changed

2 files changed

+35
-1
lines changed

mlir/lib/Dialect/Linalg/Utils/Utils.cpp

Lines changed: 10 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -599,8 +599,17 @@ computeSliceParameters(OpBuilder &builder, Location loc, Value valueToTile,
599599
// (i.e. the op does not subsample, stepping occurs in the loop).
600600
LLVM_DEBUG(llvm::dbgs() << "computeSliceParameters: submap: " << m << "\n");
601601
IRRewriter rewriter(builder);
602-
OpFoldResult offset = makeComposedFoldedAffineApply(rewriter, loc, m, lbs);
602+
// The offset of the slice is map(lbs) - map(0).
603+
SmallVector<Attribute> zeros(lbs.size(), rewriter.getIndexAttr(0));
604+
SmallVector<Attribute> mAtZero;
605+
auto res = m.constantFold(zeros, mAtZero);
606+
assert(succeeded(res));
607+
auto atZeroInt = getConstantIntValue(mAtZero[0]);
608+
assert(atZeroInt);
609+
OpFoldResult offset = makeComposedFoldedAffineApply(
610+
rewriter, loc, m.getResult(0) - *atZeroInt, lbs);
603611
sliceParams.offsets.push_back(offset);
612+
604613
OpFoldResult closedIntSize =
605614
makeComposedFoldedAffineApply(rewriter, loc, m, subShapeSizes);
606615
// Resulting size needs to be made half open interval again.
Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
// RUN: mlir-opt %s -transform-interpreter -split-input-file | FileCheck %s
2+
3+
// CHECK-LABEL: func @tile_offset
4+
// CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]:
5+
func.func @tile_offset(%arg0 : tensor<9xf32>) -> tensor<6xf32> {
6+
%empty = tensor.empty() : tensor<6xf32>
7+
// CHECK: scf.for %[[ITER:[a-zA-Z0-9_]+]] =
8+
// CHECK: tensor.extract_slice %[[ARG0]][%[[ITER]]] [6] [1]
9+
%generic = linalg.generic
10+
{indexing_maps = [affine_map<(d0) -> (d0 + 3)>,
11+
affine_map<(d0) -> (d0)>],
12+
iterator_types = ["parallel"]} ins(%arg0: tensor<9xf32>) outs(%empty : tensor<6xf32>) {
13+
^bb0(%in : f32, %out: f32):
14+
linalg.yield %in : f32
15+
} -> tensor<6xf32>
16+
return %generic : tensor<6xf32>
17+
}
18+
19+
module attributes {transform.with_named_sequence} {
20+
transform.named_sequence @__transform_main(%arg1: !transform.any_op {transform.readonly}) {
21+
%0 = transform.structured.match ops{["linalg.generic"]} in %arg1 : (!transform.any_op) -> !transform.any_op
22+
%1, %loop = transform.structured.tile_using_for %0 tile_sizes [3] : (!transform.any_op) -> (!transform.any_op, !transform.any_op)
23+
transform.yield
24+
}
25+
}

0 commit comments

Comments
 (0)