Skip to content

Commit a872c1b

Browse files
galibertjfng
authored andcommitted
wishbone.bus: Ensure Arbiter has a correct .signature
1 parent cce8a79 commit a872c1b

File tree

1 file changed

+3
-7
lines changed

1 file changed

+3
-7
lines changed

amaranth_soc/wishbone/bus.py

Lines changed: 3 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -451,14 +451,10 @@ class Arbiter(Elaboratable):
451451
Shared Wishbone bus.
452452
"""
453453
def __init__(self, *, addr_width, data_width, granularity=None, features=frozenset()):
454-
self._bus = Interface(addr_width=addr_width, data_width=data_width,
455-
granularity=granularity, features=features,
456-
path=("bus",))
454+
self.signature = wiring.Signature({"bus": Out(Signature(addr_width=addr_width, data_width=data_width,
455+
granularity=granularity, features=features))})
457456
self._intrs = []
458-
459-
@property
460-
def bus(self):
461-
return self._bus
457+
self.__dict__.update(self.signature.members.create())
462458

463459
def add(self, intr_bus):
464460
"""Add an initiator bus to the arbiter.

0 commit comments

Comments
 (0)