Skip to content

Commit cdb4b9c

Browse files
committed
RFC amaranth-lang#49: add date and tracking URLs.
1 parent 9e41ea2 commit cdb4b9c

File tree

1 file changed

+8
-4
lines changed

1 file changed

+8
-4
lines changed

text/0049-soc-gpio-peripheral.md

Lines changed: 8 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
- Start Date: (fill me in with today's date, YYYY-MM-DD)
2-
- RFC PR: [amaranth-lang/rfcs#0000](https://github.com/amaranth-lang/rfcs/pull/0000)
3-
- Amaranth Issue: [amaranth-lang/amaranth#0000](https://github.com/amaranth-lang/amaranth/issues/0000)
1+
- Start Date: 2024-03-08
2+
- RFC PR: [amaranth-lang/rfcs#49](https://github.com/amaranth-lang/rfcs/pull/49)
3+
- Amaranth Issue: [amaranth-lang/amaranth-soc#77](https://github.com/amaranth-lang/amaranth-soc/issues/77)
44

55
# GPIO peripheral RFC
66

@@ -92,7 +92,7 @@ If `Mode.pin_x` is `INPUT_ONLY`:
9292

9393
If `Mode.pin_x` is `PUSH_PULL`:
9494
- `pins[x].oe` is 1.
95-
- `pins[x].o` is `Output.pin_x`.
95+
- `pins[x].o` is conencted to `Output.pin_x`.
9696
- `Input.pin_x` is connected to `pins[x].i`.
9797
- `alt_mode[x]` is 0.
9898

@@ -219,3 +219,7 @@ While they can be found in most microcontollers, the design of GPIOs in STM32 ha
219219

220220
- Implement a pin multiplexer peripheral, that can be composed with this one to allow reusing other pins of a SoC as GPIOs.
221221
- Add support for interrupts.
222+
223+
## Acknowledgements
224+
225+
@whitequark and @tpwrules provided valuable feedback while this RFC was being drafted.

0 commit comments

Comments
 (0)