Skip to content

aegirontechnologies/aegis-libre-lite

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

12 Commits
Β 
Β 
Β 
Β 
Β 
Β 

Repository files navigation

AEGIS – Open Socketed ARMv9 Platform

AEGIS is an open hardware initiative to bring modular, upgradeable ARMv9 CPUs to developers, builders, and secure infrastructure.

πŸ”§ What We're Building

  • LGA-socketed ARMv9 CPUs – From 8-core to 128-core designs, fully documented.
  • LGA-Z1 Socket – A new open CPU socket standard for ARM platforms.
  • Modular Motherboards – PCIe Gen4, DDR5, NVMe, USB, and expansion-ready.
  • BIEM Module – Behavioral enforcement chip that governs runtime execution, hardware access, and logs violations.
  • Nova TPU – A plug-and-play INT8/FP16 inference card for local AI execution.

πŸ’‘ Why It Matters

Most ARM hardware today is locked down and soldered in. AEGIS gives developers and system integrators a true upgrade path, open documentation, and a trust-first foundation for embedded AI, edge computing, and resilient infrastructure.

πŸ“¦ Open Hardware Goals

  • βœ… Public LGA socket spec (LGA-Z1)
  • βœ… Full schematics and pinout documentation
  • βœ… Modular firmware and PCIe-based expansion
  • βœ… Support for third-party motherboards (ASUS, ASRock, etc.)

πŸ“‚ Status

  • Provisional patents filed
  • Dev kits and socket specs in progress
  • Launching small-batch boards in 2025

πŸ“Ž Resources


Built by Aegiron Technologies. Open silicon for an open future.

License

This project is licensed under the CERN Open Hardware License v2 (Strongly Reciprocal).
See the LICENSE file for details.

About

AEGIS Libre Developers Kit

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages