-
-
Notifications
You must be signed in to change notification settings - Fork 1.4k
xyce, trilinos16: new ports for Trilinos 16 and Xyce #28221
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: master
Are you sure you want to change the base?
Conversation
3f4ce74
to
bdba0e5
Compare
I gave the portfiles a major revamp. Learned some stuff. xyce passes all of my base-line semiconductor tests. |
I need an addendum. I actually fails one test, after many hours. I will look into and sort it out. |
The most recent push updates both Portfiles. Here's my other notes:
These seem to be required to make CMake build Trilinos16. It was mentioned they should be default, but they need to be in the build. The xyce binary successfully worked on my test semiconductor cases. |
xyce: Sandia's parallel SPICE-compatible circuit simulator, which depends on trilinos16.
trilinos16: a versioned port for Trilinos 16.1.0 needed by newer scientific packages.
trilinos16 had to be versioned because the 17+ version deprecates some packages needed by xyce. For this reason, these ports are not mutually exclusive.
Type(s)
Tested on
macOS 13.7.5 22H527 x86_64
Xcode 14.3.1 14E300c
Verification
Have you
port lint
?sudo port test
?sudo port -vst install
?