Skip to content

assertions: Mitigate broken compatibility with lowRISC macros #241

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

assertions: Mitigate broken compatibility with lowRISC macros #241

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
28 changes: 28 additions & 0 deletions include/common_cells/assertions.svh
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -39,6 +39,34 @@
`endif
`endif

// detect and resolve potential collision with lowRISC's prim_assert macros by undefining all of
// their macros (the variants in here should be backwards compatible with lowRISC's macros)
`ifdef PRIM_ASSERT_SV
`ifdef INC_ASSERT
`undef ASSERT_I
`undef ASSERT_INIT
`undef ASSERT_FINAL
`undef ASSERT
`undef ASSERT_NEVER
`undef ASSERT_KNOWN
`undef COVER
`undef ASSERT_PULSE
`undef ASSERT_IF
`ifndef FPV_ON
`undef ASSERT_KNOWN_IF
`endif
`undef ASSUME
`undef ASSUME_I
`endif
`ifdef FPV_ON
`undef ASSUME_FPV
`undef ASSUME_I_FPV
`undef COVER_FPV
`endif
`endif
// define PRIM_ASSERT_SV to anticipate a later inclusion of lowRISC's prim_assert macros
`define PRIM_ASSERT_SV

// Converts an arbitrary block of code into a Verilog string
`define ASSERT_STRINGIFY(__x) `"__x`"

Expand Down