Skip to content

Issues: sld-columbia/esp

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

31 Open 93 Closed
31 Open 93 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

FPGA Design Filesystem Read Speed
#260 opened Apr 24, 2025 by dib5230
Changing ESPLink IP of VCU128 with Ariane Configuration
#258 opened Apr 4, 2025 by ktlpdlbr
mlp3layers & hls4ml synth failed
#256 opened Mar 19, 2025 by bgvmad
Unexpected error when building design containing 3 CPU cores
#234 opened Aug 21, 2024 by treble2
DTC and vivado_hls errors with bump to Vivado2023.2
#233 opened Aug 10, 2024 by kcanidaISI
2
NVDLA does not work with Leon3 on 64-bit DMA NoC
#219 opened Mar 22, 2024 by jzuckerman
How to use the debug signal of an accelerator
#210 opened Nov 28, 2023 by LucaUrbinati44
Trying to make single-core SoC tutorial work for Nexys A7-100T
#205 opened Jul 26, 2023 by HelpDesperatelyNeeded
2
Internal compiler error when trying to build risc-v toolchain for ariane processor
#204 opened Jul 25, 2023 by HelpDesperatelyNeeded
State of ZCU102 support enhancement New feature or request
#191 opened Mar 10, 2023 by StefMassin
2
How to change the clock frequency of a SoC prototyped on a xc7v2000t profpga help wanted Extra attention is needed
#182 opened Nov 14, 2022 by LucaUrbinati44
X11 error for non-root users on CentOS
#180 opened Sep 25, 2022 by SaltedFishLZ
1
Non-coherent DMA accelerator coherence mode doesn't work with Spandex Cache hierarchy bug Something isn't working
#172 opened Aug 10, 2022 by jzuckerman
Missing "prebuilt" subfolder in Docker images for NVDLA third party accelerator
#168 opened Jul 18, 2022 by JuanEsco063
Synthesis error using ibex processor
#161 opened May 15, 2022 by mayank-kabra2001
Stuck at validating
#160 opened May 10, 2022 by mayank-kabra2001
Creating RTL for ASIC target documentation Improvements or additions to documentation
#152 opened Feb 25, 2022 by yyhanafy
@maico-cassel
5
Support for additional boards enhancement New feature or request
#151 opened Feb 24, 2022 by yyhanafy
4
Is Vivado Xsim supported as a simulator by ESP (could not find a script for it!) enhancement New feature or request
#139 opened Jan 13, 2022 by yyhanafy
@klchiu
3
change MIG interface to AXI? enhancement New feature or request
#138 opened Dec 30, 2021 by 12ff7a6
runtime error with esp-chisel-accelerators 's Dma
#137 opened Dec 27, 2021 by hanm2019
1
how to integrate NVDLA large? enhancement New feature or request
#132 opened Nov 5, 2021 by 12ff7a6
5
Support for additional boards enhancement New feature or request
#126 opened Sep 8, 2021 by sanaallsanaall
1
Faulty reset of ESP and Spandex SystemC caches bug Something isn't working
#117 opened May 25, 2021 by davide-giri
@jzuckerman @davide-giri
Automatic detection of enabled coherence models for accelerators enhancement New feature or request
#82 opened Nov 11, 2020 by paulmnt
@paulmnt @jzuckerman @davide-giri
1
ProTip! Follow long discussions with comments:>50.