Implements a Mealy FSM that computes the 2’s complement of a serial binary input, showcasing the full hardware design workflow from logic to gate-level simulation.
-
Updated
Jul 13, 2025 - Verilog
#
post-synthesis
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the post-synthesis topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the post-synthesis topic, visit your repo's landing page and select "manage topics."