Skip to content

Conversation

raffarost
Copy link

@raffarost raffarost commented Oct 1, 2025

Driver update and LP TIMER support for ESP32-H2 and ESP32-C6.
Update test config for other SoC's to include CI testing for RTC timer based counter driver.

uLipe
uLipe previously approved these changes Oct 1, 2025
LucasTambor
LucasTambor previously approved these changes Oct 1, 2025
wmrsouza
wmrsouza previously approved these changes Oct 1, 2025
@raffarost raffarost dismissed stale reviews from wmrsouza, LucasTambor, and uLipe via 3f1ec88 October 1, 2025 17:55
@zephyrbot zephyrbot added the area: Xtensa Xtensa Architecture label Oct 1, 2025
Raffael Rostagno added 4 commits October 1, 2025 15:27
Fix compatible name on device tree, to allow RTC timer based
counter driver to be enabled. Disable rtc_timer node for all
devices to keep standard.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Fix alarm setting when timer has overflown beyond 32-bit boundary.
Timer is 48-bit, so it requires high word to be programmed along
the 32-bit word managed by the driver.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Disable RTC interrupts when cancelling alarm, and clear callback
data, to make sure no ISR/callback is serviced after alarm is
cancelled. Also, check programmed ticks in ISR to make sure
alarm triggered is not an outdated/cancelled event.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Add support to LP TIMER peripheral, for ESP32-C6 and ESP32-H2
RTC counter support.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Raffael Rostagno added 2 commits October 1, 2025 15:27
Make ticks tolerance configurable for chips which need a more
relaxed value for testcase which assesses count precision.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Add RTC counter support (LP TIMER and RTC) for ESP32 chips.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
@zephyrbot zephyrbot added the area: RISCV RISCV Architecture (32-bit & 64-bit) label Oct 1, 2025
Copy link

sonarqubecloud bot commented Oct 1, 2025

@raffarost raffarost changed the title drivers: counter: rtc: esp32: Add LP TIMER support drivers: counter: rtc: esp32: LP TIMER support Oct 2, 2025
@sylvioalves
Copy link
Contributor

@nordic-krch would you take a look or re-assign anyone if needed? Thanks.

@henrikbrixandersen henrikbrixandersen merged commit c64fc89 into zephyrproject-rtos:main Oct 7, 2025
30 checks passed
@raffarost raffarost deleted the feature/lp_timer branch October 7, 2025 11:39
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: Boards/SoCs area: Counter area: Devicetree Bindings area: RISCV RISCV Architecture (32-bit & 64-bit) area: Tests Issues related to a particular existing or missing test area: Xtensa Xtensa Architecture platform: ESP32 Espressif ESP32
Projects
None yet
Development

Successfully merging this pull request may close these issues.

8 participants