Skip to content

zesdigidev/ZES_RISC-V_DEMO

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

3 Commits
Β 
Β 
Β 
Β 
Β 
Β 

Repository files navigation

RISC-V Demonstration

This project provides firmware, scripts, and tools to demonstrate UART, LED blink, and CoreMark tests on the RISC-V platform using OpenOCD and picocom.


πŸ“ Project Structure

demonstration/ β”œβ”€β”€ setproj.sh # Environment setup script β”œβ”€β”€ bin/ β”‚ └── 00-usb-permissions.rules # udev rules for USB permissions β”œβ”€β”€ logdir/ # Directory to store runtime logs β”œβ”€β”€ demo/ # UART logs from various tests β”‚ β”œβ”€β”€ coremark/ β”‚ β”œβ”€β”€ led/ β”‚ └── uart/ β”œβ”€β”€ openocd/ # OpenOCD scripts, configs, and utilities β”œβ”€β”€ sw/ # Firmware source code β”‚ β”œβ”€β”€ common/ β”‚ β”œβ”€β”€ cpu_coremark_rom/ β”‚ β”œβ”€β”€ cpu_led_rom/ β”‚ └── cpu_uart_rom/


πŸ› οΈ Prerequisites

  • Linux environment (tested on Ubuntu)
  • OpenOCD installed
  • picocom installed for UART communication
  • USB permissions configured (see bin/00-usb-permissions.rules and openocd/99-ftdi.rules)
  • Necessary hardware connected (target board)

πŸ“œ License

This project is licensed under the MIT License.


✍️ Author

  • Zero-Error Systems Pte. Ltd.