Skip to content
#

rv32i-processor

Here are 7 public repositories matching this topic...

Language: All
Filter by language

Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. It supports the complete RV32I instruction set (R, I, S, B, U, J types).

  • Updated Jul 21, 2025
  • SystemVerilog

This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.

  • Updated Aug 10, 2024
  • Verilog

A fully pipelined 5-stage RV32I processor implemented in SystemVerilog. This design models instruction-level parallelism with forwarding and hazard detection, and passes all RISCOF compliance tests for the RV32I base ISA.

  • Updated Jul 27, 2025
  • SystemVerilog

Improve this page

Add a description, image, and links to the rv32i-processor topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the rv32i-processor topic, visit your repo's landing page and select "manage topics."

Learn more