Skip to content

Pull requests: intel/intel-xpu-backend-for-triton

New pull request New
28 Open 3,284 Closed
28 Open 3,284 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RemoveLayoutConversions]: Failure to compiler loop yielding result consumed by reduce operation
#5262 opened Oct 6, 2025 by etiotto • Draft
@etiotto
Merge OpenAI Triton commit bea27e3
#5261 opened Oct 6, 2025 by whitneywhtsang • Draft
@whitneywhtsang
Merge OpenAI Triton commit 210c7b5
#5260 opened Oct 6, 2025 by whitneywhtsang • Draft
@whitneywhtsang
[CI][vllm] MOE benchmark for vllm
#5253 opened Oct 6, 2025 by Egor-Krivov Loading…
1
[intel] 2Dblock runtime HW checks
#5252 opened Oct 6, 2025 by januszjah • Draft
1
[LoadOpToBlockIOConversion] Refactor block load codegen for regular pointer
#5242 opened Oct 1, 2025 by whitneywhtsang Loading…
@whitneywhtsang
6
[LoadOpToBlockIOConversion] Adjust vBlock to fit the constancy of mask
#5239 opened Oct 1, 2025 by whitneywhtsang • Draft
@whitneywhtsang
2
[Draft] Add a new stage to generate zebin to align CUDA stages in triton.compile
#5189 opened Sep 25, 2025 by chengjunlu Loading…
1
9
Enable bfloat16 unit tests
#5163 opened Sep 23, 2025 by whitneywhtsang Loading…
1
@whitneywhtsang
3
Enable triton kernels matmul tests
#5128 opened Sep 17, 2025 by wdziurdz Loading…
1
1
WIP: Generate FMA loop
#5097 opened Sep 12, 2025 by etiotto • Draft
@etiotto
7
[DEBUG] Improve handling ZE_RESULT_ERROR_INVALID_KERNEL_NAME errors
#5090 opened Sep 12, 2025 by anmyachev • Draft
1
Remove intel-pti==0.12.4 pin since we switched to DLE 2025.2
#5015 opened Sep 2, 2025 by anmyachev • Draft
3
Test 24.04 + DLE 2025.2.1
#4981 opened Aug 28, 2025 by kwasd • Draft
[Draft] Transpose 2d load.
#4870 opened Aug 11, 2025 by chengjunlu Loading…
1
9
[Draft] Support the globaltimer and smid on Intel Arch
#4816 opened Jul 31, 2025 by chengjunlu • Draft
4
A tracking utility for gathering the compile and/or runtime time, size, profiling and other statistics
#4777 opened Jul 25, 2025 by AndreyPavlenko Loading…
1
43
remove memory type check
#4767 opened Jul 23, 2025 by mayuyuace Loading…
3
[LoadStoreToLLVM] Refactor the 2D block load lowering.
#4615 opened Jul 4, 2025 by chengjunlu Loading…
1
9
[DRAFT] Subgroup 2D Block IO lowering example for AxB GEMM
#4608 opened Jul 2, 2025 by alexbaden • Draft
Store transpose attribute in Subgroup2DBlockIO layouts
#4549 opened Jun 20, 2025 by alexbaden • Draft
1
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527 opened Jun 18, 2025 by chengjunlu Loading…
2
@etiotto @chengjunlu
18
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500 opened Jun 13, 2025 by alexbaden • Draft
1
1
Clean up Intel specific code in the common TritonGPU dialect source file. upstream: triton
#4469 opened Jun 10, 2025 by chengjunlu • Draft
1
@chengjunlu
5
Convert block ptr type layouts to Subgroup2DBlockEncoding layouts
#4463 opened Jun 9, 2025 by alexbaden • Draft
1
68
ProTip! Add no:assignee to see everything that’s not assigned.